arrow
Return

APACHE: A Processing-Near-Memory Architecture for Multi-Scheme Fully Homomorphic Encryption

delete2026-03-09
delete0
PRE
AI
L
Li Ding
边松 cover
边松 (Song Bian)
P
Penggao He
J
Jiliang Zhang
DOI:10.1109/TC.2026.3671835delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
Fully Homomorphic Encryption (FHE) allows one to outsource computation over encrypted data to untrusted servers without worrying about data breaching. Since FHE is known to be extremely computationally intensive, application-specific accelerators emerged as a powerful solution to narrow the performance gap. Nevertheless, due to the increasing complexities in FHE schemes per se and multi-scheme FHE algorithm designs in end-to-end privacy-preserving tasks, existing FHE accelerators often face the challenges of low hardware utilization rates and insufficient memory bandwidth. In this work, we present APACHE, a layered near-memory computing hierarchy tailored for multi-scheme FHE acceleration. By closely inspecting the data flow across different FHE schemes, we propose a layered near-memory computing architecture with fine-grained functional unit design to significantly enhance the utilization rates of both computational resources and memory bandwidth. In addition, we propose a multi-scheme operator compiler to efficiently schedule high-level FHE computations across lower-level functional units. In the experiment, we evaluated APACHE in various FHE applications, such as Lola MNIST, HELR, fully packed bootstrapping, and fully homomorphic processors. The results illustrate that APACHE outperforms state-of-the-art ASIC FHE accelerators by 10.63<inline-formula><tex-math notation="LaTeX">$\times$</tex-math></inline-formula> to 35.47<inline-formula><tex-math notation="LaTeX">$\times$</tex-math></inline-formula> over a variety of operator and application benchmarks.
Keywords:
Fully homomorphic encryption
privacy-preserving computation
processing-near-memory
hardware acceleration

Journal

IEEE Transactions on Computers cover
IEEE Transactions on Computers
IF:
3.8
Papers:
5.3K
Citations:
9.8K

Organization

B
Beihang University
Scholars:
5.1W
Papers: 4.1W
Citations: 37
N
nanjing university of posts and telecommunications
Scholars:
3.5K
Papers: 1.5K
Citations: 0