.png){kind=icon}
.png){kind=icon}
Return
Asynchronous DSP for low-power energy-efficient embedded systems
.png){kind=icon}
PRE
AI
DOI：10.1016/j.micpro.2011.02.001.png)
.png){kind=icon}
Original request for help.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
This paper presents the design of an asynchronous DSP that is code compatible with the Motorola DSP56000, with the objective of low power and high energy efficiency to extend the lifespan of the batteries in embedded systems embodying the DSP. It features a unified and low-overhead pipeline flush design, a common-case oriented and efficient single-instruction repeating design, and retimed and single-cycle address generation. The asynchronous DSP is implemented using 130 nm CMOS process and is completely standard-cell based. Pre-layout simulation results demonstrate an equivalent speed of 61.5 MIPS and energy dissipation of 54.5 mu W/MIPS @ 1.2 V running a Radix 2 FFT benchmark program, and a 30.0% energy reduction compared to the clock-gated synchronous counterpart. (C) 2011 Elsevier B.V. All rights reserved.
Keywords:
Digital signal processor
Asynchronous-logic
Low power
AI Summary
Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.
Journal
M
IF:
2.6
Papers:
103
Citations:
3.2K