arrow
Return

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback

delete2025-11-01
delete1
PRE
AI
J
Jason Blocklove *
S
Shailja Thakur
B
Benjamin Tan
H
Hammond Pearce
S
Siddharth Garg
R
Ramesh Karri
DOI:10.1145/3723876delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
Traditionally, digital hardware designs are written in the Verilog hardware description language (HDL) and debugged manually by engineers. This can be time-consuming and error-prone for complex designs. Large Language Models (LLMs) are emerging as a potential tool to help generate fully functioning HDL code, but most works have focused on generation in the single-shot capacity: i.e., run and evaluate, a process that does not leverage debugging and, as such, does not adequately reflect a realistic development process. In this work, we evaluate the ability of LLMs to leverage feedback from electronic design automation (EDA) tools to fix mistakes in their own generated Verilog. To accomplish this, we present an open-source, highly customizable framework, AutoChip, which combines conversational LLMs with the output from Verilog compilers and simulations to iteratively generate and repair Verilog. To determine the success of these LLMs we leverage the VerilogEval benchmark set. We evaluate four state-of-the-art conversational LLMs, focusing on readily accessible commercial models. EDA tool feedback proved to be consistently more effective than zero-shot prompting only with GPT-4o, the most computationally complex model we evaluated. In the best case, we observed a 5.8% increase in the number of successful designs with a 34.2% decrease in cost over the best zero-shot results. Mixing smaller models with this larger model at the end of the feedback iterations resulted in equally as much success as with GPT-4o using feedback, but incurred 41.9% lower cost (corresponding to an overall decrease in cost over zero-shot by 89.6%).
Keywords:
Verilog
large language models
automation

Journal

A
ACM Transactions on Design Automation of Electronic Systems
IF:
2
Papers:
112
Citations:
1.2K

Organization

N
new york university
Scholars:
6.2K
Papers: 3.0K
Citations: 1
U
university of calgary
Scholars:
6.1K
Papers: 2.6K
Citations: 0
N
New York University Tandon School of Engineering
Scholars:
1.1K
Papers: 854
Citations: 0
researcher View more organizations
Cited Papers

Cited Papers

err
IF0
err
err0
PREAI
err
errShare
errSave
On Hardware Security Bug Code Fixes by Prompting Large Language Models
err2024-01-01
err17
errOAAI
errAhmad, Baleegh; Thakur, Shailja; Tan, Benjamin; Karri, Ramesh; Pearce, Hammond
errShare
errSave
err
IF0
err
err0
PREAI
err
errShare
errSave
errShare
errSave
err
IF0
err
err0
PREAI
err
errShare
errSave
(Security) Assertions by Large Language Models
err2024-01-01
err10
errOAAI
errKande, Rahul; Pearce, Hammond; Tan, Benjamin; Dolan-Gavitt, Brendan; Thakur, Shailja; Karri, Ramesh; Rajendran, Jeyavijayan
errShare
errSave
err
IF0
err
err0
PREAI
err
errShare
errSave
GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Models
err2023-10-28
err0
errOAAI
errYonggan Fu; Yongan Zhang; Zhongzhi Yu; Sixu Li; Zhifan Ye; Chaojian Li; Cheng Wan; Yingyan Celine Lin
errShare
errSave
researcher View more