arrow
Return

Component Dependencies Based Network-on-Chip Test

delete2024-12-01
delete1
PRE
AI
L
Letian Huang *
T
T. Zhao
Z
Ziren Wang
J
Junkai Zhan
J
Junshi Wang
X
Xiaohang Wang
DOI:10.1109/TC.2024.3457732delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
On-line test of NoC is essential for its reliability. This paper proposed an integral test solution for on-line test of NoC to reduce the test cost and improve the reliability of NOC. The test solution includes a new partitioning method, as well as a test method and a test schedule which are based on the proposed partitioning method. The new partitioning method partitions the NoC into a new type of basis unit under test (UUT) named as interdependent components based unit under test (iDC-UUT), which applies component test methods. The iDC-UUT have very low level of functional interdependency and simple physical connection, which results in small test overhead and high test coverage. The proposed test method consists of DFT architecture, test wrapper and test vectors, which can speed-up the test procedure and further improve the test coverage. The proposed test schedule reduces the blockage probability of data packets during testing by increasing the degree of test disorder, so as to further reduce the test cost. Experimental results show that the proposed test solution reduces power and area by 12.7% and 22.7% over an existing test solution. The average latency is reduced by 22.6% to 38.4% over the existing test solution.
Keywords:
Costs
Built-in self-test
Schedules
Routing
Computers
Vectors
Topology
Network-on-chip
reliability
online test
design-for-test

Journal

IEEE Transactions on Computers cover
IEEE Transactions on Computers
IF:
3.8
Papers:
5.4K
Citations:
9.8K

Organization

No organization information available
Cited Papers

Cited Papers

A high-fault-coverage approach for the test of data, control, and handshake interconnects in mesh networks-on-chip
err2008-09-01
err61
errOAAI
errCota, Erika; Kastensmidt, Fernanda Lima; Cassel, Maico; Herve, Marcos; Almeida, Pedro; Meirelles, Paulo; Amory, Alexandre; Lubaszewski, Marcelo
errShare
errSave
errShare
errSave
Differentiable Genetic Programming
err2017-03-15
err0
PREAI
errDario Izzo; Francesco Biscani; Alessio Mereta
errShare
errSave
LncRNA BIRF Promotes Brain Ischemic Tolerance Induced By Cerebral Ischemic Preconditioning Through Upregulating GLT-1 via Sponging miR-330-5p
err2022-04-22
err0
errOAAI
errShichao Li; Lingyan Zhang; Jiajie Lin; Achou Su; Xiyun Liu; Jingge Zhang; Xiaohui Xian; Yuyan Hu; Wenbin Li; Shaoguang Sun; Min Zhang
errShare
errSave
errShare
errSave
Methods for Fault Tolerance in Networks-on-Chip
err2013-07-11
err158
PREAI
errRadetzki, Martin; Feng, Chaochao; Zhao, Xueqian; Jantsch, Axel
errShare
errSave
Efficient Design-for-Test Approach for Networks-on-Chip
err2018-01-01
err22
PREAI
errWang, Junshi; Ebrahimi, Masoumeh; Huang, Letian; Xie, Xuan; Li, Qiang; Li, Guangjun; Jantsch, Axel
errShare
errSave
researcher View more