.png){kind=icon}
Return
DataScalar: A memory-centric approach to computing
.png){kind=icon}
PRE
AI
DOI：10.1016/S1383-7621(98)00048-4.png)
.png){kind=icon}
Original request for help.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
Commodity microprocessors contain more on-chip memory with each successive generation, and will contain tens of megabytes within the decade. We describe a novel architecture that runs an unmodified uniprocessor program across multiple nodes, each of which contains a processor tightly integrated with a sizable memory. The execution of instructions is replicated, while the access of operands is distributed across the nodes. Each node accesses operands in its fast local memory and broadcasts them to the other nodes. This architecture exploits out-of-order execution and the fact that each chip has integrated processor and memory, to run memory-intensive, hard-to-parallelize programs more efficiently. In this paper, we describe an implementation with specific solutions to the unique problems that this architecture poses. Finally, we conclude by comparing simulation results of our implementation to more traditional equivalent systems. In our simulated implementation, five unmodified SPEC95 binaries ran - in most cases - considerably faster than in systems with more traditional memory systems. (C) 1999 Elsevier Science B.V. All rights reserved.
Keywords:
memory architecture
processor-memory integration
AI Summary
Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.
Journal
IF:
4.1
Papers:
3.0K
Citations:
4.2K
Organization
No organization information available
Cited Papers
Phase transition at 320 K in a new layered organic metal conductor (BEDT-TTF)4CoBr4(C6H4Cl2).png)
CrystEngComm
CrystEngCommIF0
PREAI
ShareSave
ShareSaveShareSaveShareSaveShareSaveShareSave
View more