DCT implementation with distributed arithmetic

Sungwook Yu

doi:10.1109/12.954513

Return

DCT implementation with distributed arithmetic

2001-01-01

PRE

Sungwook Yu *

Swartzlander, EE

DOI：10.1109/12.954513

Original

Original request for help

Save

Abstract

En 中文

This paper presents an efficient method for implementing the Discrete Cosine Transform (DCT) with distributed arithmetic. While conventional approaches use the original DCT algorithm or the even-odd frequency decomposition of the DCT algorithm, the proposed architecture uses the recursive DCT algorithm and requires less area than the conventional approaches, regardless of the memory reduction techniques employed in the ROM Accumulators (RACs). An efficient architecture for implementing the scaled DCT with distributed arithmetic is also proposed. The new architecture requires even less area while keeping the same structural regularity for an easy VLSI implementation. A comparison of synthesized DCT processors shows that the proposed method reduces the hardware area of regular and scaled DCT processors by 17 percent and 23 percent, respectively, relative to a conventional design, With the row-column decomposition method, the proposed architectures can be easily extended to compute the two-dimensional DCT required in many image compression applications such as HDTV.

Keywords:

Discrete Cosine Transform

distributed arithmetic

recursive DCT algorithm