Direct Neural-Network Hardware-Implementation Algorithm

doi:10.1109/TIE.2009.2033097

Return

Direct Neural-Network Hardware-Implementation Algorithm

2010-05-01

Marcian Cirstea

DOI：10.1109/TIE.2009.2033097

Original

Original request for help

Save

Abstract

En 中文

An algorithm for compact neural- network hardware implementation is presented, which exploits the special properties of the Boolean functions describing the operation of artificial neurons with step activation function. The algorithm contains three steps: artificial-neural-network (ANN) mathematical model digitization, conversion of the digitized model into a logic-gate structure, and hardware optimization by elimination of redundant logic gates. A set of C++ programs automates algorithm implementation, generating an optimized very high speed integrated circuit hardware description language code. This strategy bridges the gap between ANN design software and hardware design packages (Xilinx). Although the method is directly applicable only to neurons with step activation functions, it can be extended to sigmoidal functions.

Keywords:

Field-programmable gate array (FPGA)

hardware implementation

neural networks