Dual Mode Logic Address Decoder2020-10-010 PRE AI DOI:10.1109/iscas45731.2020.9180587OriginalOriginal request for helpShareSaveAbstract En