Return
Dynamic Function Verification for System on Chip Security Against Hardware-Based Attacks
DOI:10.1109/TR.2015.2447111.png)
Abstract
En 中文
As chip designs become increasingly complex, there is a corresponding increased vulnerability to malicious circuitry that could be inserted in the design process. Such hardware Trojans can be designed to avoid pre-deployment detection, and thus to potentially launch attacks that could impede the function of the system or compromise the integrity of the data it contains. Given the near impossibility of exhaustive detection of malicious hardware during pre-deployment verification, techniques that enable post-deployment hardware integrity verification can play a vital role in system security. In this paper, we propose a system architecture for performing online verification in a manner that does not impede normal system hardware function. The proposed approach provides a comprehensive architectural design method aimed at system on chip (SoC) based hardware systems that performs run-time testing, detects run-time attacks by Trojans, mitigates them, quarantines the detected malicious hardware modules, and regenerates the lost system functions with modest cost.
Keywords:
Hardware Trojan horses
online test
system architecture
system on chip
AI Summary
Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.
Journal
IF:
5.7
Papers:
2.8K
Citations:
8.5K
Organization
Cited Papers
NMR studies of n-methyl derivatives of the 2-azabicyclo-[2.2.1]heptyl and -[2.2.2]octyl ring systems; kinetic protonation in determination of Invertomer preferences
Tetrahedron
IF0
Functional significance of collaterals during ameroid-induced coronary stenosis in conscious dogs. Interrelationships among regional shortening, regional flow and grade of coronary stenosis.
Circulation
IF0

