arrow
Return

Efficient Architectures for Generalized Integrated Interleaved Decoder

delete2019-10-01
delete19
PRE
AI
X
Xinmiao Zhang
Z
Zhenshan Xie *
DOI:10.1109/TCSI.2019.2916698delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
Generalized integrated interleaved (GII) codes allow localized decoding of short sub-codewords. They are essential to hyper-speed data storage, communications, and continued scaling of distributed storage. Sub-codewords, which are usually Reed-Solomon (RS) or BCH codewords, are nested to generate codewords of higher correction capabilities. If the decoding of individual sub-codewords fails, the higher-order syndromes from the nested codewords are utilized to correct more errors. GII decoder design faces many challenges. The major ones include: 1) high-speed nested decoding utilizing the higher-order syndromes; 2) efficient updating of higher-order syndromes after sub-codewords are corrected; 3) computation of nested syndromes and matrix inversion for converting them to higher-order sub-codeword syndromes; and 4) efficient architectures capable of addressing the variable correction capabilities of the nested codewords. This paper proposes novel algorithmic reformulations and architectural transformations to address each bottleneck. For an example, GII code that has the same rate and length as eight un-nested (255, 223) RS codes, the proposed GII decoder achieves more than seven orders of magnitude improvement in error-correcting performance with less than 30% area overhead compared to the RS decoder. With a critical path of seven XOR gates, the proposed decoder can easily achieve more than 40 GB/s throughput.
Keywords:
Error-correcting codes
generalized integrated interleaved codes
key equation solver
locally recoverable codes
nested decoding
Reed-Solomon codes
scalable Chien search
syndromes
Vandermonde matrix inversion
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

IEEE Transactions on Circuits and Systems I-Regular Papers cover
IEEE Transactions on Circuits and Systems I-Regular Papers
IF:
5.2
Papers:
9.8K
Citations:
2.2W

Organization

U
University System of Ohio
Scholars:
15.5W
Papers: 13.0W
Citations: 200
Cited Papers

Cited Papers

errShare
errSave
errShare
errSave
Optimization of diffraction grating profiles in fabrication by electron-beam lithography
err2004-09-20
err0
PREAI
errMasato Okano; Hisao Kikuta; Yoshihiko Hirai; Kazuya Yamamoto; Tsutom Yotsuya
errShare
errSave
Ionic pores formed by cyclic peptides
err1989-01-01
err0
PREAI
errFrédéric Heitz; Fatiha Kaddari; Nicole Van Mau; Jean Verducci; Hanta Raniri Seheno; René Lazaro
errShare
errSave
no more