.png){kind=icon}
.png){kind=icon}
Return
Efficient DVFS for low power HEVC software decoder
.png){kind=icon}
PRE
AI
DOI：10.1007/s11554-016-0624-9.png)
.png){kind=icon}
Original request for help.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
Low power design is a primary concern for modern battery-driven devices and video applications such as video decoding are often the most resource intensive applications of consumer electronics devices. Modern embedded processors are now proven to support video applications with software. They are also equipped with advanced features including Dynamic Voltage Frequency Scaling and Dynamic Power Management in order to reduce their power consumption. High Efficiency Video Coding (HEVC) is the latest MPEG video standard offering state-of-the-art compression rates and advanced parallel processing solutions. This paper presents a low power real-time software architecture for a HEVC decoder. Software decoding fosters short time-to-market as it relies on soft-ware designs for a general purpose processor. The proposed architecture exploits the characteristics of the multicore ARM big.LITTLE System-on-a-Chip to provide a low power design. Extensive power measurements as well as real-time metrics are provided to compare the proposed architecture with state-of-the-art.
Keywords:
HEVC
big. LITTLE
DVFS
Low power
ARM
AI Summary
Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.
Journal
IF:
3
Papers:
370
Citations:
2.0K