.png){kind=icon}
.png){kind=icon}
Return
Embedded architecture description language
.png){kind=icon}
OA
AI
DOI：10.1016/j.jss.2009.09.043.png)
.png){kind=icon}
.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
In the state-of-the-art hardware/software (HW/SW) co-design of embedded systems, there is a lack of Sufficient support for architectural specifications across HW/SW boundaries. Such an architectural specification ought to capture both hardware and software components and their interactions. and facilitate effective design exploitation of HW/SW trade-offs and scalable HW/SW co-verification. In this paper, we present the embedded architecture description language (EADL). EADL is based on a component model for embedded systems that unifies hardware and software components. EADL does not dictate execution and interface semantics of hardware and software components while supporting flexible platform-oriented semantics instantiation. EADL supports concise representation of embedded system architectures and also formulation of architectural patterns of embedded systems. Besides facilitating design reuse, architectural patterns also facilitate verification reuse via association of property templates with these patterns. Effectiveness of EADL has been demonstrated by its successful application in integrating component-based co-design, co-simulation, co-verification, and co-synthesis. (C) 2009 Elsevier Inc. All rights reserved.
Keywords:
Embedded architecture description
language
Components
Architectural patterns
Platform
Verification reuse
Hardware/software co-design
Co-simulation
Co-verification
Co-synthesis
AI Summary
Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.
Journal
IF:
4.1
Papers:
5.4K
Citations:
8.4K