Fast Low-Complexity Triple-Error-Correcting BCH Decoding Architecture

Daesung Kim

doi:10.1109/TCSII.2017.2779139

Return

Fast Low-Complexity Triple-Error-Correcting BCH Decoding Architecture

2018-06-01

PRE

Daesung Kim

Injae Yoo

In‐Cheol Park *

DOI：10.1109/TCSII.2017.2779139

Original

Original request for help

Save

Abstract

En 中文

An efficient decoding architecture for triple-error-correcting BCH codes is proposed by utilizing a lookup table (LUT) that stores the roots of the error locator polynomial instead of using the Chien search. Two roots of the polynomial equation are precomputed and stored in the LUT in order to relax the hardware complexity. To relax the complexity further, a new method to compress the LUT is additionally proposed. While a large portion of the LUT is filled with unnecessary information in the previous designs, this brief eliminates the redundant information by investigating an algebraic property of the equation. For BCH codes over GF(210), the LUT size is reduced to 18% of the previous work. As a result, the proposed decoding architecture reduces the decoding latency by 38% and the equivalent gate count by up to 40% compared to the previous work, achieving a fast low-complexity triple-error-correcting BCH decoder.

Keywords:

BCH code

triple-error-correcting

lookup table

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.