FeFET-Based Analog In-Memory Computing With Inherent Shift-and-Add Capability

Zeyu Yang

doi:10.1109/TC.2026.3662915

FeFET-Based Analog In-Memory Computing With Inherent Shift-and-Add Capability

2026-02-10

0

PRE

AI

DOI：10.1109/TC.2026.3662915

Original

Original request for help

Save

Abstract

En 中文

In-memory computing (IMC) architecture has emerged as a highly promising approach, enhancing the energy efficiency of multiply-and-accumulate (MAC) operations in deep neural networks (DNNs) by embedding parallel computations directly into memory arrays. However, existing ferroelectric FET (FeFET)-based analog IMC designs are often constrained to cell-level optimizations and struggle to achieve high-precision MAC operations. In contrast, high-precision analog IMC architectures typically perform MAC operations for partial inputs and weights within the array in a single cycle and then accumulate partial results over multiple cycles. During this procedure, circuits that handle weight shift-and-add process, whether in digital or analog form, incur significant overhead. This paper presents energy-efficient high-precision analog IMC designs leveraging FeFET technology, which inherently support a shift-and-add mechanism for weights. Initially, we introduce an IMC array paradigm that performs partial MAC operations within each column, and seamlessly incorporates the shift-and-add process for weights by utilizing the analog storage properties of FeFET-based cells. Building upon this paradigm, we propose single-level cell (SLC) FeFET-based designs, namely CurFe and ChgFe, operating in the current and charge modes, respectively. Additionally, to leverage FeFET’s multi-level cell (MLC) properties, we propose a novel hybrid SLC-MLC FeFET-based design, MulFe, which offers higher storage density and energy efficiency. Comprehensive evaluations are conducted at both the circuit and system levels, and the results indicate that the average energy efficiency of the proposed FeFET-based analog IMC designs is 1.32$\boldsymbol{\times}$ to 2.71$\boldsymbol{\times}$ higher compared to state-of-the-art (SOTA) IMC designs.

Keywords:

In-memory computing (IMC)

ferroelectric FET (FeFET)

multiply-and-accumulate (MAC)

deep neural network (DNN)

FeFET-Based Analog In-Memory Computing With Inherent Shift-and-Add Capability

Abstract

Journal

Organization