arrow
Return

Floating-point atomic memory operations

delete2026-06-01
delete0
PRE
AI
V
Vı́ctor Soria-Pardos *
A
Armejach, Adria
S
Suarez, Dario
M
Miquel Moretó
DOI:10.1016/j.micpro.2026.105276delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
Modern computing systems are increasingly adopting chiplet-based architectures, enabling the integration of different vendor devices, such as Central Processing Units (CPUs), Graphic Processing Units (GPUs), within a single package. These heterogeneous systems require efficient inter-chip synchronization mechanisms, including Atomic Memory Operations (AMOs). However, efficient synchronization demands that all integrated devices support the same AMO capabilities. While GPUs natively support floating-point AMOs (FAMOs), CPUs do not, creating an architectural asymmetry that leads to synchronization inefficiencies. To address this gap, Arm has recently introduced the Large System Floating-point Extension (LSFE), which introduces novel FAMO support to CPUs. This work characterizes and models the impact of FAMOs on graph processing, Machine Learning (ML), and High-Performance Computing (HPC) workloads. Our analysis reveals that a substantial fraction of AMOs target floating-point data and are currently implemented using inefficient compare-and-swap (CAS) built-ins. Replacing CAS-based constructs with hardware native FAMOs significantly improves performance across a wide range of workloads. Furthermore, we examine the trade-offs of executing FAMOs at different levels of the memory hierarchy, comparing execution in private caches (near) versus shared caches (far). Our results show that near FAMOs achieve an average speed-up of 1.3 & times; speed-up, while far FAMOs deliver an average speed-up of 1.5 & times;. Overall, we demonstrate that FAMOs can enable more efficient synchronization across key application domains.
Keywords:
Atomic Memory Operations
Synchronization directives
Cache coherency
Multicore architectures
Chiplet-based architectures
Heterogeneous architectures

Journal

M
Microprocessors and Microsystems
IF:
2.6
Papers:
104
Citations:
3.2K

Organization

B
barcelona supercomputer center (bsc-cns)
Scholars:
1.2K
Papers: 825
Citations: 5
U
Universitat Politècnica de Catalunya
Scholars:
757
Papers: 336
Citations: 1.5W
Cited Papers

Cited Papers

When cache blocking of sparse matrix vector multiply works and why
err2007-03-06
err0
PREAI
errRajesh Nishtala; Richard W. Vuduc; James W. Demmel; Katherine A. Yelick
errShare
errSave
GenArchBench: A genomics benchmark suite for arm HPC processors
err2024-08-01
err2
errOAAI
errLopez-Villellas, Lorien; Langarita-Benitez, Ruben; Badouh, Asaf; Soria-Pardos, Victor; Aguado-Puig, Quim; Lopez-Paradis, Guillem; Doblas, Max; Setoain, Javier; Kim, Chulho; Ono, Makoto; Armejach, Adria; Marco-Sola, Santiago; Alastruey-Benede, Jesus; Ibanez, Pablo; Moreto, Miquel
errShare
errSave
Achieving Exascale Capabilities through Heterogeneous Computing
err2015-07-01
err0
PREAI
errMichael J. Schulte; Mike Ignatowski; Gabriel H. Loh; Bradford M. Beckmann; William C. Brantley; Sudhanva Gurumurthi; Nuwan Jayasena; Indrani Paul; Steven K. Reinhardt; Gregory Rodgers
errShare
errSave
IBM POWER9 processor core
err2018-07-01
err0
PREAI
errH. Q. Le; J. A. Van Norstrand; B. W. Thompto; J. E. Moreira; D. Q. Nguyen; D. Hrusecky; M. J. Genden; M. Kroener
errShare
errSave
Heterogeneous parallelization and acceleration of molecular dynamics simulations in GROMACS
err2020-10-05
err414
errOAAI
errPall, Szilard; Zhmurov, Artem; Bauer, Paul; Abraham, Mark; Lundborg, Magnus; Gray, Alan; Hess, Berk; Lindahl, Erik
errShare
errSave
Ultra-Performance Pascal GPU and NVLink Interconnect
err2017-03-01
err0
PREAI
errDenis Foley; John Danskin
errShare
errSave
Mapreduce: Simplified data processing on large clusters
err2008-01-01
err3.0K
errOAAI
errDean, Jeffrey; Ghemawat, Sanjay
errShare
errSave
no more