.png){kind=icon}
.png){kind=icon}
Return
FPGA-based predictive current controller for synchronous machine speed drive
.png){kind=icon}
PRE
AI
DOI：10.1109/TPEL.2008.924849.png)
.png){kind=icon}
Original request for help.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
In this paper, a field programmable gate array (FPGA)-based speed controller for a synchronous machine with an internal current control loop based on a predictive current controller is presented. Due to their complex computation schemes, predictive current controllers implemented in a full digital system are characterized by an inevitable delay in calculating and applying the switching states to the inverter. Consequently, their performances are affected and the achieved sampling frequency is limited. These digital control limitations are mainly due to the processing speed versus computational complexity trade-off. To cope with this problem, specific digital hardware technology such as FPGA can be used as an alternative digital solution to ensure fast processing operation and to preserve performances of predictive current controllers in spite of their complex computation schemes. Such performances can be preserved thanks to the high flexibility and high computation capabilities of FPGAs. In order to illustrate this, an FPGA implementation of a synchronous machine speed controller based on a predictive current controller is presented and fully analyzed in this work. The obtained execution time is only of few microseconds for the whole control algorithm. Experimental results are shown to prove the efficiency of FPGA-based solutions to achieve high performances.
Keywords:
predictive current controller
speed controller
synchronous machine
AI Summary
Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.
Journal
IF:
6.5
Papers:
1.7W
Citations:
8.3W
Organization
View more organizations