arrow
Return

GPU Tensor Cores for Fast Arithmetic Reductions

delete2021-01-01
delete24
delete
OA
AI
C
Cristóbal A. Navarro *
R
Roberto Carrasco
R
Ricardo J. Barrientos
J
Javier A. Riquelme
DOI:10.1109/TPDS.2020.3011893delete
deleteOriginal
deleteShare
deleteSave
View PDF
Abstract

Abstract

En 中文
This article proposes a parallel algorithm for computing the arithmetic reduction of n numbers as a set of matrix-multiply accumulate (MMA) operations that are executed simultaneously by GPU tensor cores. The analysis, assuming tensors of size m x m, shows that the proposed algorithm has a parallel running time of T(n) = 5log(m2n) and a speedup of S = 4/5 log(2) m(2) over a canonical parallel reduction. Experimental performance results on a Tesla V100 GPU show that the tensor-core based approach is energy efficient and runs up to similar to 3.2x and 2x faster than a standard GPU-based reduction and Nvidia's CUB library, respectively, while keeping the numerical error below 1 percent with respect to a double precision CPU reduction. The chained design of the algorithm allows a flexible configuration of GPU thread-blocks and the optimal values found through experimentation agree with the theoretical ones. The results obtained in this work show that GPU tensor cores are relevant not only for Deep Learning or Linear Algebra computations, but also for applications that require the acceleration of large summations.
Keywords:
Arithmetic reduction
GPU computing
tensor cores
matrix multiply accumulate
parallel reduction
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

IEEE Transactions on Parallel and Distributed Systems cover
IEEE Transactions on Parallel and Distributed Systems
IF:
6
Papers:
5.2K
Citations:
1.1W

Organization

U
universidad catolica del maule
Scholars:
1.0K
Papers: 830
Citations: 1
U
Universidad Austral de Chile
Scholars:
3.6K
Papers: 2.6K
Citations: 3