.png){kind=icon}
.png){kind=icon}
Return
Hardware implementation for a genetic algorithm
.png){kind=icon}
PRE
AI
DOI：10.1109/TIM.2007.913807.png)
.png){kind=icon}
Original request for help.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
A genetic algorithm (GA) can find an optimal solution in many complex problems. GAs have been widely used in many applications. A flexible-very-large-scale integration intellectual property for the GA has been proposed in this paper. This algorithm can dynamically perform various population sizes, fitness lengths, individual lengths, fitness functions, crossover operations, and mutation-rate settings to meet the real-time requirements of various GA applications. It can be seen from the simulation results that our design works very well for the three examples running at an 83-MHz clock frequency.
Keywords:
Field-programmable gate array (FPGA)
genetic algorithm (GA)
intellectual property (IP)
software system
Verilog
AI Summary
Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.
Journal
IF:
5.9
Papers:
1.9W
Citations:
5.8W
Organization
View more organizations