.png){kind=icon}
.png){kind=icon}
Return
Hardware-in-the-loop pantograph tests using analytical catenary models
.png){kind=icon}
OA
AI
DOI：10.1080/00423114.2021.1962538.png)
.png){kind=icon}
Original request for help.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
Pantograph hardware-in-the-loop (HIL) testing is an experimental method in which a physical pantograph is excited by an actuator which reproduces the movement of a virtual catenary. This paper proposes a new method that uses analytical catenary models for HIL tests. The approach is based on an iterative scheme until achieving a steady-state regime. Some of the method's advantages include its ability to consider the delay in the control and communication system and its applicability to a wide range of analytical catenary models. The proposed algorithm was validated both numerically and experimentally. The experimental results obtained in the HIL pantograph tests were compared with those obtained from pure numerical simulations using a linear pantograph model and showed good accuracy with pantograph running at different speeds.
Keywords:
Hardware-in-the-loop
analytical catenary model
steady-state response
pantograph
Journal
V
IF:
3.9
Papers:
3.1K
Citations:
8.9K