arrow
Return

High Throughput/Gate AES Hardware Architectures Based on Datapath Compression

delete2020-04-01
delete21
delete
OA
AI
R
Rei Ueno *
H
Homma, Naofumi
S
Sumio Morioka
M
Miura, Noriyuki
M
Matsuda, Kohei
M
Makoto Nagata
B
Bhasin, Shivam
M
Mathieu, Yves
G
Graba, Tarik
D
Danger, Jean-Luc
DOI:10.1109/TC.2019.2957355delete
deleteOriginal
deleteShare
deleteSave
View PDF
Abstract

Abstract

En 中文
This article proposes highly efficient Advanced Encryption Standard (AES) hardware architectures that support encryption and both encryption and decryption. New operation-reordering and register-retiming techniques presented in this article allow us to unify the inversion circuits in SubBytes and InvSubBytes without any delay overhead. In addition, a new optimization technique for minimizing linear mappings, named multiplicative-offset, further enhances the hardware efficiency. We also present a shared key scheduling datapath that can work on-the-fly in the proposed architecture. To the best of our knowledge, the proposed architecture has the shortest critical path delay and is the most efficient in terms of throughput per area among conventional AES encryption/decryption and encryption architectures with tower-field S-boxes. The proposed round-based architecture can perform AES encryption where block-wise parallelism is unavailable (e.g., cipher block chaining (CBC) mode); thus, our techniques can be globally applied to any type of architecture including pipelined ones. We evaluated the performance of the proposed and some conventional datapaths by logic synthesis with the NanGate 45-nm open-cell library. As a result, we can confirm that our proposed architectures achieve approximately 51-64 percent higher efficiency (i.e., higher bps/GE) and lower power/energy consumption than the other conventional counterparts.
Keywords:
Encryption
Computer architecture
Poles and towers
Hardware
Delays
Logic gates
AES
hardware architectures
round-based encryption architecture
unified encryption
decryption architecture
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

IEEE Transactions on Computers cover
IEEE Transactions on Computers
IF:
3.8
Papers:
5.3K
Citations:
9.8K

Organization

T
tohoku university
Scholars:
4.3W
Papers: 3.6W
Citations: 31
K
kobe university
Scholars:
1.6W
Papers: 1.2W
Citations: 8
N
Nanyang Technological University
Scholars:
4.9W
Papers: 4.8W
Citations: 8.1W
I
imt - institut mines-telecom
Scholars:
7.4K
Papers: 6.4K
Citations: 5
I
institut polytechnique de paris
Scholars:
1.3W
Papers: 1.0W
Citations: 6
researcher View more organizations