arrow
Return

HitGraph: High-throughput Graph Processing Framework on FPGA

delete2019-10-01
delete72
PRE
AI
S
Shijie Zhou *
R
Rajgopal Kannan
V
Viktor K. Prasanna
G
Guna Seetharaman
Q
Qing Wu
DOI:10.1109/TPDS.2019.2910068delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
This paper presents, HitGraph, an FPGA framework to accelerate graph processing based on the edge-centric paradigm. HitGraph takes in an edge-centric graph algorithm and hardware resource constraints, determines design parameters and then generates a Register Transfer Level (RTL) FPGA design. This makes accelerator design for various graph analytics transparent and user-friendly by masking internal details of the accelerator design process. HitGraph enables increased data reuse and parallelism through novel algorithmic optimizations, including (1) an optimized data layout that reduces non-sequential external memory accesses, (2) an efficient update merging and filtering scheme to reduce the data communication between the FPGA and external memory, and (3) a partition skipping scheme to reduce redundant edge traversals for non-stationary graph algorithms. Based on our design methodology, we accelerate Sparse Matrix Vector Multiplication (SpMV), PageRank (PR), Single Source Shortest Path (SSSP), and Weakly Connected Component (WCC). Experimental results show that HitGraph sustains a high throughput of 2076 Million Traversed Edges Per Second (MTEPS) for SpMV, 2225 MTEPS for PR, 2916 MTEPS for SSSP, and 3493 MTEPS for WCC, respectively. Compared with highly-optimized multi-core implementations, HitGraph achieves up to 37.9x speedup. Compared with state-of-the-art FPGA frameworks, HitGraph achieves up to 50.7x throughput improvement.
Keywords:
FPGA framework
graph processing
energy-efficient acceleration
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

IEEE Transactions on Parallel and Distributed Systems cover
IEEE Transactions on Parallel and Distributed Systems
IF:
6
Papers:
5.2K
Citations:
1.1W

Organization

U
university of southern california
Scholars:
4.7W
Papers: 3.8W
Citations: 51
United States Department of Defense cover
United States Department of Defense
Scholars:
2.8W
Papers: 2.3W
Citations: 172
U
us army research laboratory (arl)
Scholars:
472
Papers: 378
Citations: 0
researcher View more organizations
Cited Papers

Cited Papers

Basivertebral Nerve Ablation for the Treatment of Vertebrogenic Pain
err2020-10-31
err0
errOAAI
errIvan Urits; Nazir Noor; Arjun Singh Johal; Joseph Leider; Joseph Brinkman; Nathan Fackler; Neeraj Vij; Daniel An; Elyse M. Cornett; Alan D. Kaye; Omar Viswanath
errShare
errSave
Rangefinder: A Semisynthetic FRET Sensor Design Algorithm
err2016-11-15
err0
PREAI
errJoshua A. Mitchell; Jason H. Whitfield; William H. Zhang; Christian Henneberger; Harald Janovjak; Megan L. O’Mara; Colin J. Jackson
errShare
errSave
Simultaneously inhibiting undecaprenyl phosphate production and peptidoglycan synthases promotes rapid lysis in Escherichia coli
err2019-05-06
err0
errOAAI
errMatthew A. Jorgenson; William J. MacCain; Bernadette M. Meberg; Suresh Kannan; Joseph C. Bryant; Kevin D. Young
errShare
errSave
Change of bilateral difference in radial artery pulse morphology with one-side arm movement
err2017-01-01
err0
errOAAI
errXinge Jiang; Shoushui Wei; Dingchang Zheng; Feifei Liu; Shouqin Zhang; Zhimin Zhang; Chengyu Liu
errShare
errSave
researcher View more