.png){kind=icon}
.png){kind=icon}
Return
Improved Method for Paralleling Reduced Switch VSI Modules: Harmonic Content and Circulating Current
.png){kind=icon}
PRE
AI
DOI：10.1109/TPEL.2013.2280723.png)
.png){kind=icon}
Original request for help.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
A new zero-sequence circulating current (ZSCC) reduction method for multimodule voltage source inverters (MVSIs) consisting of P three-phase inverters that are connected in parallel is proposed in this paper. Four-switch inverter modules are used instead of the conventional six-switch modules to reduce the cost. In this paper, the effectiveness of the proposed ZSCC reduction method is studied using selective harmonic elimination pulse width modulation. The proposed ZSCC reduction method can remove about P times the number of harmonics using the same switching frequency as compared to more conventional methods, as explained later in this paper. The concepts discussed in the paper are confirmed with results obtained from an MVSI experimental prototype.
Keywords:
Parallel converters
pulse width modulation (PWM)
selective harmonic elimination (SHE)
voltage source inverter (VSI)
AI Summary
Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.
Journal
IF:
6.5
Papers:
1.7W
Citations:
8.3W