.png){kind=icon}
.png){kind=icon}
Return
Instruction selection optimization for VLIW architecture based on classification node merging
.png){kind=icon}
PRE
AI
DOI：10.1007/s11227-025-07323-6.png)
.png){kind=icon}
Original request for help.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
Traditional instruction selection methods fail to fully exploit the very long instruction word (VLIW) architecture's efficient scalar instructions. We propose an optimized instruction selection method based on classification node merging. This method abstracts scalar intermediate instructions into nodes and divides them into associated and similar ones according to operational semantics. Combined with the VLIW architecture's instruction set features and guided by the instruction cost model, the nodes are merged and optimized to select efficient instructions. We design an instruction generation framework that swiftly converts the low level virtual machine intermediate representation into the instruction sequence of the target architecture. The experimental results show that, compared with the instruction sequence generated by M7002-cc, the instruction sequence generated with the solution proposed in this paper exhibits an average execution performance that is up to 54% higher on the FT-M7002 hardware platform.
Keywords:
Node merging
LLVM IR
Instruction selection
Compiler optimization
Journal
IF:
2.7
Papers:
1.1K
Citations:
1.0W