Logical inference techniques for loop parallelization2012-06-110 PRE AI DOI:10.1145/2254064.2254124OriginalOriginal request for helpShareSaveAbstract En