arrow
Return

Low Complexity 2D Adaptive Image Processing Algorithm and Its Hardware Implementation

delete2017-08-01
delete6
PRE
AI
E
Ercan Kalalı
H
Hamzaoglu, Ilker *
DOI:10.1109/TCE.2017.014996delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
Digital image processing (DIP) algorithms used in consumer electronics products have high computational complexities. Therefore, in this paper, we propose a novel low complexity 2D adaptive DIP algorithm. The proposed algorithm reduces computational complexities of 2D DIP algorithms by exploiting pixel correlations in input image without reducing quality of output image. We also designed a low energy 2D adaptive DIP hardware implementing the proposed algorithm. The proposed hardware is verified to work correctly on an FPGA board. It has significantly less energy consumption than original 2D DIP hardware. Therefore, it can be used especially in portable consumer electronics products.
Keywords:
Median Filter
Gaussian Blur
Image Sharpening
Hardware Implementation
FPGA
Low Energy
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

IEEE Transactions on Consumer Electronics cover
IEEE Transactions on Consumer Electronics
IF:
10.9
Papers:
5.1K
Citations:
6.8K

Organization

S
Sabanci University
Scholars:
2.8K
Papers: 2.6K
Citations: 12
Cited Papers

Cited Papers

errShare
errSave
Parallel Pipelined Array Architectures for Real-time Histogram Computation in Consumer Devices
err2011-11-01
err15
PREAI
errCadenas, Jose O.; Sherratt, R. Simon; Huerta, Pablo; Kao, Wen-Chung
errShare
errSave
Experiments with micro-fin tube in single phase
err2004-12-01
err0
PREAI
errJacqueline Biancon Copetti; Mario Henrique Macagnan; Daiana de Souza; Rejane De Césaro Oliveski
errShare
errSave
researcher View more