logo
CanyamAI summaries for academic research
language
MobileMobile
  • Phone FeatureWeChat Mini Program
EnglishEnglish
noticeNotice
BlogBlog
delete
arrow
Return

Low energy asynchronous architectures

delete2024-09-05
delete2
PRE
AI
O
Obridko, I
G
Ginosar, R
DOI：10.1109/ISCAS.2005.1465816delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
Asynchronous circuits are often presented as a means of achieving low power operation. We investigate their suitability for low-energy applications, where long battery life and delay tolerance is the principal design goal, and where performance is not a critical requirement. Three existing adder circuits are studied - two dynamic and one based on pass-transistor logic. All adders combine dual-rail and bundled-data circuits. The circuits are simulated at a wide supply-voltage range, down to their minimal operating point. Leakage energy (at 0.18 mu m) is found negligible. Transistor count is found to be an unreliable predictor of energy dissipation. A set of the energy minimization rules is defined and two novel adders are proposed, based on these rules - a dynamic circuit and a pass-transistor logic adder. The new adders consume less energy and achieve better performance, confirming the proposed concepts.
Keywords:
low energy
adder
asynchronous logic
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

I
IEEE International Symposium on Circuits and Systems
IF:
0
Papers:
87
Citations:
0

Organization

No organization information available