.png){kind=icon}
Return
Low Latency Parallel Turbo Decoding Implementation for Future Terrestrial Broadcasting Systems
.png){kind=icon}
OA
AI
DOI：10.1109/TBC.2017.2704425.png)
.png){kind=icon}
.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
As a class of high-performance forward error correction codes, turbo codes, which can approach the channel capacity, could become a candidate of the coding methods in future terrestrial broadcasting (TB) systems. Among all the demands of future TB system, high throughput and low latency are two basic requirements that need to be met. Parallel turbo decoding is a very effective method to reduce the latency and improve the throughput in the decoding stage. In this paper, a parallel turbo decoder is designed and implemented in field-programmable gate array (FPGA). A reverse address generator is proposed to reduce the complexity of interleaver and also the iteration time. A practical method of modulo operation is realized in FPGA which can save computing resources compared with using division operation. The latency of parallel turbo decoder after implementation can be as low as 23.2 us at a clock rate of 250 MHz and the throughput can reach up to 6.92 Gbps.
Keywords:
FPGA
interleave
low latency
parallel turbo decoding
terrestrial broadcasting
AI Summary
Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.
Journal
IF:
4.8
Papers:
2.1K
Citations:
3.0K
Organization
Cited Papers
.png){kind=icon}
ShareSave8K Terrestrial Transmission Field Tests Using Dual-Polarized MIMO and Higher-Order Modulation OFDM
PREAI
ShareSaveShareSaveShareSaveShareSave
View more