arrow
Return

MEMRES: A Fast Memory System Reliability Simulator

delete2016-12-01
delete15
PRE
AI
S
Shaodi Wang *
H
Henry Hu
H
Hongzhong Zheng
P
Puneet Gupta
DOI:10.1109/TR.2016.2608357delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
With scaling technology, emerging nonvolatile devices, and data-intensive applications, memory faults have become a major reliability concern for computing systems. With various hardware and software approaches proposed to address this issue, a comprehensive evaluation is required to understand the effectiveness of these solutions. Considering the complex nature of various memory faults as well as interactions between various correction mechanisms, we propose MEMRES, a fast main memory system reliability simulator. It enables memory fault simulation with error-correcting code (ECC) algorithms and modern memory reliability management, including memory page retirement, mirroring, scrubbing, and hardware sparing. MEMRES is computationally efficient in obtaining memory failure probabilities in the presence of multiple failure mechanisms and complex correction scheme, allowing the optimization of memory system reliability, the prediction of emerging memory reliability, and designing a reliability enhancement technique. The accuracy of MEMRES is verified by an existing analytical model and an existing memory fault simulator. We performed a case study on spin-transfer torque random access memory (STT-RAM)-based main memory, and the results indicate that in-memory ECC can significantly mitigate the write error rate of STT-RAM, demonstrating the capability of handling emerging memory system.
Keywords:
Memory fault
memory mirroring
memory page retirement
memory reliability
magnetic random access memory (MRAM)
reliability management
retention error
simulator
sparing
spin-transfer torque random accessmemory (STT-RAM)
write error
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

IEEE Transactions on Reliability cover
IEEE Transactions on Reliability
IF:
5.7
Papers:
2.7K
Citations:
8.5K

Organization

U
university of california los angeles
Scholars:
5.3W
Papers: 4.2W
Citations: 89
University of California System cover
University of California System
Scholars:
37.5W
Papers: 33.7W
Citations: 6.6K