Return
Motion estimation processor using mixed-signal approach
DOI:10.1109/TCSII.2006.873830.png)
Abstract
En 中文
This paper describes the design, realization, and evaluation of a mixed-signal motion estimation processor using the full-search block-matching algorithm. The approach features digital I/O and a low-power, compact analog computational core. The proof-of-concept realization whose architecture incorporates pixel reuse, was fabricated in 0.8-mu m CMOS technology occupying 0.65 mm(2), and operates on 4 x 4 pixel blocks and a search area of 8 x 8 pixels. The processor achieves a low energy consumption per motion vector of 1.35 nJ and dissipates 0.8 mW from a 3-V power supply at QCIF 15 frames/s. The approach is intended for portable applications of digital video encoding.
Keywords:
block matching
low-power CMOS circuits
mixed-signal circuits
motion estimation (ME)
video encoding
AI Summary
Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.
Journal
I
IF:
4.9
Papers:
8.8K
Citations:
2.5W
Organization
No organization information available

