arrow
Return

MrPhi: An Optimized MapReduce Framework on Intel Xeon Phi Coprocessors

delete2015-11-01
delete19
PRE
AI
M
Mian Lu *
Y
Yun Liang
Bingsheng He cover
Bingsheng He (Bingsheng He)
R
Rick Siow Mong Goh
DOI:10.1109/TPDS.2014.2365784delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
In this work, we develop MrPhi, an optimized MapReduce framework on a heterogeneous computing platform, particularly equipped with multiple Intel Xeon Phi coprocessors. To the best of our knowledge, this is the first work to optimize the MapReduce framework on the Xeon Phi. We first focus on employing advanced features of the Xeon Phi to achieve high performance on a single coprocessor. We propose a vectorization friendly technique and SIMD hash computation algorithms to utilize the SIMD vectors. Then we pipeline the map and reduce phases to improve the resource utilization. Furthermore, we eliminate multiple local arrays but use low cost atomic operations on the global array to improve the thread scalability. For a given application, our framework is able to automatically detect suitable techniques to apply. Moreover, we extend our framework to a heterogeneous platform to utilize all hardware resource effectively. We adopt non-blocking data transfer to hide the communication overhead. We also adopt aligned memory transfer in order to fully utilize the PCIe bandwidth between the host and coprocessor. We conduct comprehensive experiments to benchmark the Xeon Phi and compare our optimized MapReduce framework with a state-of-the-art multi-core based MapReduce framework (Phoenix++). By evaluating six real-world applications, the experimental results show that our optimized framework is 1.2 to 38 x faster than Phoenix++ for various applications on a single Xeon Phi. Additionally, the performance of four applications is able to achieve linear scalability on a platform equipped with up to four Xeon Phi coprocessors.
Keywords:
Xeon Phi
Intel Many Integrated Core architecture (MIC)
coprocessors
MapReduce
parallel programming
high performance computing
heterogeneous computing
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

IEEE Transactions on Parallel and Distributed Systems cover
IEEE Transactions on Parallel and Distributed Systems
IF:
6
Papers:
5.2K
Citations:
1.1W

Organization

A
a*star - institute of high performance computing (ihpc)
Scholars:
1.5K
Papers: 1.3K
Citations: 3
P
peking university
Scholars:
11.9W
Papers: 8.7W
Citations: 146
A
agency for science technology & research (a*star)
Scholars:
2.2W
Papers: 1.9W
Citations: 57
researcher View more organizations
Cited Papers

Cited Papers

errShare
errSave
errShare
errSave
Novel missense mutations in MYO7A underlying postlingual high- or low-frequency non-syndromic hearing impairment in two large families from China
err2010-12-09
err0
errOAAI
errYi Sun; Jing Chen; Hanjun Sun; Jing Cheng; Jianzhong Li; Yu Lu; Yanping Lu; Zhanguo Jin; Yuhua Zhu; Xiaomei Ouyang; Denise Yan; Pu Dai; Dongyi Han; Weiyan Yang; Rongguang Wang; Xuezhong Liu; Huijun Yuan
errShare
errSave
The effect of substitution of a thioether donor by a phosphine donor in thiacrown complexes of iron
err2002-10-01
err0
PREAI
errFrank E. Sowrey; Philip J. Blower; John C. Jeffery; Elizabeth J. MacLean; Michael J. Went
errShare
errSave
errShare
errSave
errShare
errSave
researcher View more