NERONE: The Fast Way to Efficiently Execute Your Deep Learning Algorithm at the Edge

Raffaele Berzoini

doi:10.1109/JBHI.2023.3296142

NERONE: The Fast Way to Efficiently Execute Your Deep Learning Algorithm at the Edge

2024-03-01

2

OA

AI

Marco D. Santambrogio

DOI：10.1109/JBHI.2023.3296142

Original

Original request for help

Save

Abstract

En 中文

Semantic segmentation and classification are pivotal in many clinical applications, such as radiation dose quantification and surgery planning. While manually labeling images is highly time-consuming, the advent of Deep Learning (DL) has introduced a valuable alternative. Nowadays, DL models inference is run on Graphics Processing Units (GPUs), which are power-hungry devices, and, therefore, are not the most suited solution in constrained environments where Field Programmable Gate Arrays (FPGAs) become an appealing alternative given their remarkable performance per watt ratio. Unfortunately, FPGAs are hard to use for non-experts, and the creation of tools to open their employment to the computer vision community is still limited. For these reasons, we propose NERONE, which allows end users to seamlessly benefit from FPGA acceleration and energy efficiency without modifying their DL development flows. To prove the capability of NERONE to cover different network architectures, we have developed four models, one for each of the chosen datasets (three for segmentation and one for classification), and we deployed them, thanks to NERONE, on three different embedded FPGA-powered boards achieving top average energy efficiency improvements of $3.4\times$ and $1.9\times$ against a mobile and a datacenter GPU devices, respectively.

Keywords:

Deep learning (DL)

edge acceleration

medical image analysis

energy efficiency

FPGA

NERONE: The Fast Way to Efficiently Execute Your Deep Learning Algorithm at the Edge

Abstract

Journal

Organization