arrow
Return

Non-Blocking Testing for Network-on-Chip

delete2016-03-01
delete15
PRE
AI
L
Letian Huang
J
Junshi Wang
M
Masoumeh Ebrahimi
M
Masoud Daneshtalab *
X
Xiaofan Zhang
李
李光俊 (Guangjun Li) *
A
Axel Jantsch *
DOI:10.1109/TC.2015.2489216delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
To achieve high reliability in on-chip networks, it is necessary to test the network as frequently as possible to detect physical failures before they lead to system-level failures. A main obstacle is that the circuit under test has to be isolated, resulting in network cuts and packet blockage which limit the testing frequency. To address this issue, we propose a comprehensive network-level approach which could test multiple routers simultaneously at high speed without blocking or dropping packets. We first introduce a reconfigurable router architecture allowing the cores to keep their connections with the network while the routers are under test. A deadlock-free and highly adaptive routing algorithm is proposed to support reconfigurations for testing. In addition, a testing sequence is defined to allow testing multiple routers to avoid dropping of packets. A procedure is proposed to control the behavior of the affected packets during the transition of a router from the normal to the testing mode and vice versa. This approach neither interrupts the execution of applications nor has a significant impact on the execution time. Experiments with the PARSEC benchmarks on an 8x8 NoC-based chip multiprocessors show only 3 percent execution time increase with four routers simultaneously under test.
Keywords:
Reconfigurable router architecture
built-in self-test
on-chip interconnect
single-chip multiprocessors
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

IEEE Transactions on Computers cover
IEEE Transactions on Computers
IF:
3.8
Papers:
5.4K
Citations:
9.8K

Organization

R
Royal Institute of Technology
Scholars:
1.8W
Papers: 1.8W
Citations: 25
T
Technische Universitat Wien
Scholars:
1.3W
Papers: 1.1W
Citations: 21
Cited Papers

Cited Papers

Embedded Transitive Closure Network for Runtime Deadlock Detection in Networks-on-Chip
err2012-07-01
err13
PREAI
errAl-Dujaily, Ra'ed; Mak, Terrence; Xia, Fei; Yakovlev, Alexandre (Alex); Palesi, Maurizio
errShare
errSave
A high-fault-coverage approach for the test of data, control, and handshake interconnects in mesh networks-on-chip
err2008-09-01
err61
errOAAI
errCota, Erika; Kastensmidt, Fernanda Lima; Cassel, Maico; Herve, Marcos; Almeida, Pedro; Meirelles, Paulo; Amory, Alexandre; Lubaszewski, Marcelo
errShare
errSave
The neural bases of price estimation: Effects of size and precision of the estimate
err2018-08-01
err0
PREAI
errAna Raposo; Sofia Frade; Mara Alves; J. Frederico Marques
errShare
errSave
Robust System Design to Overcome CMOS Reliability Challenges
err2011-03-01
err55
PREAI
errMitra, Subhasish; Brelsford, Kevin; Kim, Young Moon; Lee, Hsiao-Heng Kelin; Li, Yanjing
errShare
errSave
errShare
errSave
Coverage Bias and Sensitivity of Variant Calling for Four Whole-genome Sequencing Technologies
err2013-06-11
err0
errOAAI
errNora Rieber; Marc Zapatka; Bärbel Lasitschka; David Jones; Paul Northcott; Barbara Hutter; Natalie Jäger; Marcel Kool; Michael Taylor; Peter Lichter; Stefan Pfister; Stephan Wolf; Benedikt Brors; Roland Eils
errShare
errSave
Dual-Regulation Engineering of Spinel Co3O4 via Mo Electron Buffering and Asymmetric Sites Coupling for Acidic Oxygen Evolution Reaction
err2025-05-13
err0
PREAI
errLiu, ZW; Shen, WQ; Liang, XL; Liang, J; Xu, K; Ge, X; Lu, J; Liu, HS; Xiao, JY; Wang, L; Gao, JF; Liu, JX
errShare
errSave
Application of Mathematical Models and Computation in Plant Metabolomics
err2018-01-01
err0
PREAI
errDenis S. Willett; Caitlin C. Rering; Dominique A. Ardura; John J. Beck
errShare
errSave
researcher View more