arrow
Return

OpenMP-based parallelization on an MPCore multiprocessor platform - A performance and power analysis

delete2008-11-01
delete15
PRE
AI
H
Holger Blume *
J
J. von Livonius
L
L. Rotenberg
T
Thomas Noll
H
H. Bothe
J
J. Brakensiek
DOI:10.1016/j.sysarc.2008.04.001delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
In this contribution, the potential of parallelized software that implements algorithms of digital signal processing on a multicore processor platform is analyzed. For this purpose various digital signal processing tasks have been implemented on a prototyping platform i.e. an ARM MPCore featuring four ARM11 processor cores. In order to analyze the effect of parallelization on the resulting performance-power ratio, influencing parameters like e.g. the number of issued program threads have been studied. For parallelization issues the OpenMP programming model has been used which can be efficiently applied on C-level. In order to elaborate power efficient code also a functional and instruction level power model of the MPCore has been derived which features a high estimation accuracy. Using this power model and exploiting the capabilities of OpenMP a variety of exemplary tasks could be efficiently parallelized. The general efficiency potential of parallelization for multiprocessor architectures can be assembled. (C) 2008 Elsevier B.V. All rights reserved.
Keywords:
Multicore processors
Parallelization
Power estimation
Optimization
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

Journal of Systems Architecture cover
Journal of Systems Architecture
IF:
4.1
Papers:
3.0K
Citations:
4.2K

Organization

R
RWTH Aachen University
Scholars:
3.5W
Papers: 2.6W
Citations: 3.6W
N
nokia corporation
Scholars:
1.8K
Papers: 1.5K
Citations: 1