.png){kind=icon}
Return
Optimality of Bus-Invert Coding
.png){kind=icon}
OA
AI
DOI：10.1109/TCSII.2008.2002564.png)
.png){kind=icon}
.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
Dynamic power dissipation on I/O buses is an important issue for high-speed communication between chips. One can use coding techniques to reduce the number of transitions, which will reduce the dynamic power. Bus-invert coding is one popular technique for interchip buses, where the dominant contribution is from the self-capacitance of the wires. This algorithm uses an invert line to signal whether the bus data are in its original or an inverted form. While the method appears to be a greedy algorithm, we show that it is, in fact, an optimal strategy. To do so, we first represent the bus and invert line using a trellis diagram. Then, we show that applying bus-invert coding to a sequence of words gives the same result as would be obtained by using the Viterbi algorithm, which is known to be optimal. We also show that partitioning an M-bit bus into P subbuses and using bus-invert coding on each subbus can be described as applying the Viterbi algorithm on a 2(P)-state trellis.
Keywords:
Bus coding
low power
off-chip buses
trellis diagram
Viterbi decoding
AI Summary
Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.
Journal
I
IF:
4.9
Papers:
8.8K
Citations:
2.5W
Organization
No organization information available
Cited Papers
ShareSaveDetection of interconnections between unstable resonant orbits via machine learning.png)
ACTA ASTRONAUTICA
ACTA ASTRONAUTICAIF3.4
PREAI
ShareSaveSpace capacity management and its interaction with space traffic managementACTA ASTRONAUTICA
ACTA ASTRONAUTICAIF3.4
PREAI
ShareSaveShareSave no more
no more