.png){kind=icon}
Return
Optimizing Multiprocessor Image-Based Control Through Pipelining and Parallelism
.png){kind=icon}
OA
AI
DOI：10.1109/ACCESS.2021.3103051.png)
.png){kind=icon}
.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
Image-based control (IBC) systems have a long sensing delay due to compute-intensive image processing. Modern multiprocessor IBC implementations consider either parallelisation of the sensing task or pipelining of the control loop to cope with this long delay. However, the impact of both parallelisation and pipelining together on the quality-of-control (QoC) of IBC systems is not explored in the literature. We present a model-based design method for multiprocessor IBC implementation, considering both parallelisation and pipelining together. In particular, we address the following problem: For a given platform allocation, what is the optimal degree of pipelining and degree of parallelisation required to maximise the QoC? The proposed method takes into account image-workload variations, inter-frame dependencies and platform constraints. The application is efficiently modelled and analysed using a scenario-aware dataflow graph, and an implementation-aware switched controller is designed that optimises QoC and guarantees stability. We validate the proposed method using simulations and hardware-in-the-loop experiments, considering a lane-keeping assist system.
Keywords:
Pipeline processing
Sensors
Delays
Task analysis
Resource management
Analytical models
Process control
Image-based control
switched linear control
scenario-based design
platform-aware design
multiprocessor implementation
hardware-in-the-loop validation
AI Summary
Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.
Journal
IF:
3.6
Papers:
9.8W
Citations:
29.4W
Organization
Cited Papers
Routing Protocol for MANET Based on QoS-Aware Service Composition with Dynamic Secured Broker Selection.png)
Electronics
OAAI
ElectronicsIF0
OAAIShareSaveShareSaveShareSaveShareSave
View more