arrow
Return

Optimizing Pre-Silicon CPU Validation: Reducing Simulation Time with Unsupervised Machine Learning and Statistical Analysis

delete2025-09-01
delete0
delete
OA
AI
V
Victor Rodriguez-Bahena
L
Luis Pizano‐Escalante
O
Omar Longoria‐Gandara *
L
Luis Fernando Gutiérrez-Preciado
DOI:10.3390/computers14090364delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
In modern processor development, extensive simulation is required before manufacturing to ensure that Central Processing Unit (CPU) designs function correctly and efficiently. This pre-silicon validation process involves running a wide range of software workloads on architectural models to identify potential issues early in the design cycle. Improving pre-silicon simulation time is critical for accelerating CPU development and reducing time-to-market for high-quality processors. This study addresses the computational challenges of validating full-system simulations by leveraging unsupervised machine learning to optimize test case selection. By identifying patterns in executed instructions, the approach reduces the need for exhaustive simulations while maintaining rigorous validation standards. Notably, the optimized subset of test cases reduced simulation time by a factor of 10 and captured 97.5% of the maximum instruction entropy, ensuring nearly the same diversity in instruction coverage as the full workload set. The combination of Principal Component Analysis (PCA) and clustering algorithms effectively distinguished compute-bound and memory-bound workloads without requiring prior knowledge of the code. Statistical Model Checking with entropy-based analysis confirmed the effectiveness of this subset. This methodology significantly reduces validation effort, expedites CPU design cycles, and improves hardware efficiency. The findings highlight the potential of machine learning-driven validation strategies to enhance pre-silicon testing, enabling faster innovation and more robust processor architectures.
Keywords:
pre-silicon simulation
machine learning
test case selection
instruction entropy
workload classification

Journal

C
Computers
IF:
4.2
Papers:
1.4K
Citations:
3.3K

Organization

J
jesuit university
Scholars:
3
Papers: 1
Citations: 0
I
intel guadalajara design center
Scholars:
1
Papers: 1
Citations: 0
Cited Papers

Cited Papers

errShare
errSave
Pre-Silicon Bug Forecast
err2014-03-01
err0
errOAAI
errQi Guo; Tianshi Chen; Yunji Chen; Rui Wang; Huanhuan Chen; Weiwu Hu; Guoliang Chen
errShare
errSave
Clustering using flower pollination algorithm and Calinski-Harabasz index
err2016-07-01
err0
PREAI
errSzymon Lukasik; Piotr A. Kowalski; Malgorzata Charytanowicz; Piotr Kulczycki
errShare
errSave
Simics: A full system simulation platform
err2002-01-01
err0
PREAI
errP.S. Magnusson; M. Christensson; J. Eskilson; D. Forsgren; G. Hallberg; J. Hogberg; F. Larsson; A. Moestedt; B. Werner
errShare
errSave
errShare
errSave
researcher View more