Return
Parallel Architecture for Battery Charge Equalization
DOI:10.1109/TPEL.2014.2364838.png)
Abstract
En 中文
One limitation of many battery charge equalizers is their slow equalization speed, especially when there are a large number of batteries in the series-string in high-voltage and high-power applications. This paper presents a new architecture for battery charge equalization. In this architecture, independent equalizers are placed in different layers and all the layers can equalize the corresponding batteries simultaneously, thus reducing equalization time by 50%. We explore the operation, performance characteristics, and the design of the architecture. Both simulation and experimental results are presented to validate the analysis in this paper.
Keywords:
Battery
charger
dc-dc converters
equalizers
AI Summary
Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.
Journal
IF:
6.5
Papers:
1.7W
Citations:
8.3W
Organization
Cited Papers
TiCx–Ti2C nanocrystals and epitaxial graphene-based lamellae by pulsed laser ablation of bulk TiC in vacuum
CrystEngComm
IF0


