arrow
Return

Parallel List Decoding of Convolutional Codes: Algorithm and Implementation

delete2017-10-01
delete2
PRE
AI
王坚 cover
王坚 (Jian Wang) *
M
Matthias Korb
K
Kangli Zhang
Q
Qiuting Huang
J
Jibo Wei
DOI:10.1109/TCSI.2017.2695536delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
List decoding is a promising technique for machine type communications (MTC) and other applications that pursue the high-coding gain of convolutional codes. However, there are obstacles that degrade the availability of list decoding. In specific, non-tail-biting list decoding involves high demands of data storage, while tail-biting list decoding requires substantial computational resources to preserve the optimal performance. In this paper, we rethink the parallel list decoder design from the aspects of algorithm and implementation to circumvent the foregoing obstacles. On the one hand, internal relations among the multiple decoding sequences are revealed and leveraged to redesign the non-tail-biting list decoding algorithm, which enables the design to extricate from the massive storage expense. On the other hand, a reliability-ordered initial-state estimator is designed for the tail-biting list decoder, which helps to alleviate the computational burden while retaining the optimal error-correction performance. In conjunction with the optimizations on underlying structures, the proposed list decoder achieves better energy efficiency than existing work under the same coding gain. In the MTC scenario, moreover, the proposed design will be less area consuming than existing schemes to fulfill coding gain enhancement.
Keywords:
List decoding
Viterbi algorithm
non-tailbiting convolutional codes
tailbiting convolutional codes
machine-type communications (MTC)
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

IEEE Transactions on Circuits and Systems I-Regular Papers cover
IEEE Transactions on Circuits and Systems I-Regular Papers
IF:
5.2
Papers:
9.8K
Citations:
2.2W

Organization

S
swiss federal institutes of technology domain
Scholars:
9.0W
Papers: 8.0W
Citations: 163
N
national university of defense technology - china
Scholars:
1.8W
Papers: 1.4W
Citations: 9
Cited Papers

Cited Papers

errShare
errSave
Field effects on the magnetic properties of three-layer films
err2003-04-01
err0
PREAI
errH. Viet Nguyen; V. Thanh Ngo; H.T. Diep; V. Lien Nguyen
errShare
errSave
Solution structure of HndAc: A thioredoxin‐like domain involved in the NADP‐reducing hydrogenase complex
err2009-01-01
err0
errOAAI
errMatthieu Nouailler; Xavier Morelli; Olivier Bornet; Bernard Chetrit; Zorah Dermoun; Françoise Guerlesquin
errShare
errSave
errShare
errSave
An Efficient ML Decoder for Tail-Biting Codes Based on Circular Trap Detection
err2013-04-01
err8
PREAI
errWang, Xiaotao; Qian, Hua; Xiang, Weidong; Xu, Jing; Huang, Hao
errShare
errSave
researcher View more