arrow
Return

Pipelined Architecture for Soft-Decision Iterative Projection Aggregation Decoding for RM Codes

delete2023-12-01
delete2
delete
OA
AI
M
Marzieh Hashemipour-Nazari *
Y
Yuqing Ren
K
Kees Goossens
A
Alexios Balatsoukas‐Stimming
DOI:10.1109/TCSI.2023.3306463delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
The recently proposed recursive projection-aggregation (RPA) decoding algorithm for Reed-Muller codes has received significant attention as it provides near-ML decoding performance at reasonable complexity for short codes. However, its complicated structure makes it unsuitable for hardware implementation. Iterative projection-aggregation (IPA) decoding is a modified version of RPA decoding that simplifies the hardware implementation. In this work, we present a flexible hardware architecture for the IPA decoder that can be configured from fully-sequential to fully-parallel, thus making it suitable for a wide range of applications with different constraints and resource budgets. Our simulation and implementation results show that the IPA decoder has 41% lower area consumption, 44% lower latency, four times higher throughput, but currently seven times higher power consumption for a code with block length of 128 and information length of 29 compared to a state-of-the-art polar successive cancellation list (SCL) decoder with comparable decoding performance.
Keywords:
RPA
IPA
Reed-Muller codes
pipelined architecture

Journal

IEEE Transactions on Circuits and Systems I-Regular Papers cover
IEEE Transactions on Circuits and Systems I-Regular Papers
IF:
5.2
Papers:
9.7K
Citations:
2.2W

Organization

S
swiss federal institutes of technology domain
Scholars:
9.0W
Papers: 8.0W
Citations: 163
E
Eindhoven University of Technology
Scholars:
1.6W
Papers: 1.5W
Citations: 2.2W