.png){kind=icon}
Return
.png){kind=icon}
.png){kind=icon}
Abstract
En 中文
In this paper, we present an efficient approach to HW/SW partitioning of applications targeted for embedded soft-core SoPC and programmable logic. The methodology is based on the iterative performance analysis of the initial functional SW description and performance estimation of various HW/SW partitioning configurations. The main focus is on adequate profiling of arbitrary SW code regions (function or single instruction level) with clock-cycle accuracy without introducing additional execution overhead. In order to support the profiling for partitioning, we have developed the COMET Profiler tool. The performance analysis and estimation in the simulation and implementation domains are supported, necessitating no design and implementation of HW co-processing blocks for the partitioning evaluation. The design process is illustrated with two case studies. (c) 2004 Elsevier B.V. All rights reserved.
Keywords:
hardwarelsoftware co-design
HW/SW partitioning
field programmable gate array
embedded soft-core processor
performance analysis
profiling
system-on-programmable-chip (SoPC)
AI Summary
Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.
Journal
IF:
4.1
Papers:
3.0K
Citations:
4.2K
Organization
No organization information available
Cited Papers
.png){kind=icon}
.png){kind=icon}
Share.png){kind=icon}
SaveShareSaveShareSaveANTITHROMBOSIS STEWARDSHIP AS A KEY DRIVER WITHIN A VTE CENTER OF EXCELLENCE-AMBITION INVESTIGATORS.png)
PREAI
ShareSaveShareSaveShareSaveShareSave
View more