arrow
Return

ReAAP: A Reconfigurable and Algorithm-Oriented Array Processor With Compiler-Architecture Co-Design

delete2022-01-01
delete0
delete
OA
AI
J
Jianwei Zheng *
Y
Yu Liu
刘雪娇 cover
刘雪娇 (Xuejiao Liu)
L
Luhong Liang
D
Deming Chen
K
Kwang‐Ting Cheng
DOI:10.1109/TC.2022.3213177delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
Parallelism and data reuse are the most critical issues for the design of hardware acceleration in a deep learning processor. Besides, abundant on-chip memories and precise data management are intrinsic design requirements because most of deep learning algorithms are data-driven and memory-bound. In this paper, we propose a compiler-architecture co-design scheme targeting a reconfigurable and algorithm-oriented array processor, named ReAAP. Given specific deep neural networks, the proposed co-design scheme is effective to perform parallelism and data reuse optimization on compute-intensive layers for guiding reconfigurable computing in hardware. Especially, the systemic optimization is performed in our proposed domain-specific compiler to deal with the intrinsic tensions between parallelism and data locality, for the purpose of automatically mapping diverse layer-level workloads onto our proposed reconfigurable array architecture. In this architecture, abundant on-chip memories are software-controlled and its massive data access is precisely handled by compiler-generated instructions. In our experiments, the ReAAP is implemented on an embedded FPGA platform. Experimental results demonstrate that our proposed co-design scheme is effective to integrate software flexibility with hardware parallelism for accelerating diverse deep learning workloads. As a whole system, ReAAP achieves a consistently high utilization of hardware resource for accelerating all the diverse compute-intensive layers in ResNet, MobileNet, and BERT.
Keywords:
Domain-specific processor
compiler-architecture co-design
diverse layer-level workloads
polyhedral modeling
reconfigurable computing

Journal

IEEE Transactions on Computers cover
IEEE Transactions on Computers
IF:
3.8
Papers:
5.4K
Citations:
9.8K

Organization

U
University of Illinois Urbana-Champaign
Scholars:
2.4W
Papers: 2.0W
Citations: 35
University of Illinois System cover
University of Illinois System
Scholars:
6.9W
Papers: 6.2W
Citations: 644
Cited Papers

Cited Papers

Trends in Data Locality Abstractions for HPC Systems
err2017-10-01
err62
errOAAI
errUnat, Didem; Dubey, Anshu; Hoefler, Torsten; Shalf, John; Abraham, Mark; Bianco, Mauro; Chamberlain, Bradford L.; Cledat, Romain; Edwards, H. Carter; Finkel, Hal; Fuerlinger, Karl; Hannig, Frank; Jeannot, Emmanuel; Kamil, Amir; Keasler, Jeff; Kelly, Paul H. J.; Leung, Vitus; Ltaief, Hatem; Maruyama, Naoya; Newburn, Chris J.; Pericas, Miquel
errShare
errSave
err
IF0
err
err0
PREAI
err
errShare
errSave
"Sputtering" of Ice by MeV Light Ions
err1978-04-10
err0
PREAI
errW. L. Brown; L. J. Lanzerotti; J. M. Poate; W. M. Augustyniak
errShare
errSave
(Chemo)enzymatic synthesis of dTDP-activated 2,6-dideoxysugars as building blocks of polyketide antibiotics
err2001-09-01
err0
PREAI
errStefan Amann; Gerald Dräger; Carsten Rupprath; Andreas Kirschning; Lothar Elling
errShare
errSave
errShare
errSave
errShare
errSave
researcher View more