arrow
Return

ReStore: Symptom-based soft error detection in microprocessors

delete2006-07-01
delete135
PRE
AI
W
Wang, Nicholas J. *
S
S.J. Patel
DOI:10.1109/TDSC.2006.40delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
Device scaling and large-scale integration have led to growing concerns about soft errors in microprocessors. To date, in all but the most demanding applications, implementing parity and ECC for caches and other large, regular SRAM structures have been sufficient to stem the growing soft error tide. This will not be the case for long and questions remain as to the best way to detect and recover from soft errors in the remainder of the processor-in particular, the less structured execution core. In this work, we propose the ReStore architecture, which leverages existing performance enhancing checkpointing hardware to recover from soft error events in a low cost fashion. Error detection in the ReStore architecture is novel: symptoms that hint at the presence of soft errors trigger restoration of a previous checkpoint. Example symptoms include exceptions, control flow misspeculations, and cache or translation look-aside buffer misses. Compared to conventional soft error detection via full replication, the ReStore framework incurs little overhead, but sacrifices some amount of error coverage. These attributes make it an ideal means to provide very cost effective error coverage for processor applications that can tolerate a nonzero, but small, soft error failure rate. Our evaluation of an example ReStore implementation exhibits a 2x increase in MTBF (mean time between failures) over a standard pipeline with minimal hardware and performance overheads. The MTBF increases by 20x if ReStore is coupled with protection for certain particularly vulnerable pipeline structures.
Keywords:
simulation
fault tolerance
fault injection
redundant design
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

IEEE Transactions on Dependable and Secure Computing cover
IEEE Transactions on Dependable and Secure Computing
IF:
7.5
Papers:
2.6K
Citations:
9.6K

Organization

No organization information available
Cited Papers

Cited Papers

Corticotropin-Releasing Factor Stimulates Accumulation of Adenosine 3′,5′-Monophosphate in Rat Pituitary Corticotrophs
err1982-05-28
err0
PREAI
errFernand Labrie; Raymonde Veilleux; Gerard Lefevre; David H. Coy; Javier Sueiras-Diaz; Andrew V. Schally
errShare
errSave
Antigen Identification for Orphan T Cell Receptors Expressed on Tumor-Infiltrating Lymphocytes
errCell
IF0
err2018-01-01
err0
errOAAI
errMarvin H. Gee; Arnold Han; Shane M. Lofgren; John F. Beausang; Juan L. Mendoza; Michael E. Birnbaum; Michael T. Bethune; Suzanne Fischer; Xinbo Yang; Raquel Gomez-Eerland; David B. Bingham; Leah V. Sibener; Ricardo A. Fernandes; Andrew Velasco; David Baltimore; Ton N. Schumacher; Purvesh Khatri; Stephen R. Quake; Mark M. Davis; K. Christopher Garcia
errShare
errSave
errShare
errSave
errShare
errSave
Epilepsy etiology with special emphasis on immune dysfunction and neurovirology
err1995-01-01
err0
PREAI
errO EEGOLOFSSON; T BERGSTROM; C OSTERLAND; F ANDERMANN; A OLIVIER
errShare
errSave
Brief Atonia Associated with Electroencephalographic Paroxysm in an Infant with Infantile Spasms
err2007-11-05
err0
PREAI
errSusumu Hakamada; Kazuyoshi Watanabe; Kimiko Hara; Shiuji Miyazaki
errShare
errSave
researcher View more