Return
Runtime Task Scheduling for FPGA-Based Embedded Systems Using Just-in-Time Bitstream Prefetching
DOI:10.1109/ACCESS.2024.3507376.png)
Abstract
En 中文
Dynamically and partially reconfigurable Field Programmable Gate Arrays (FPGAs) offer high performances and flexibility. These platforms can hot-swap reconfigurable regions to change the hardware behavior at the cost of a reconfiguration process. The scheduling of applications and their reconfiguration processes are then essential to respect timing constraints. In this paper, we introduce PF-PEFT, a scheduling heuristic for dynamically reconfigurable FPGA architectures. Results show that our approach reduces schedules duration by up to 13% compared to a comparable state-of-the-art approach.
Keywords:
DPR
FPGA
just-in-time bitstream prefetch
just-in-time bitstream prefetch
reconfigurable computing
reconfigurable computing
runtime scheduling
runtime scheduling
runtime scheduling
Journal
IF:
3.6
Papers:
9.8W
Citations:
29.4W
Organization
Cited Papers
Context/Resource-Aware Mission Planning Based on BNs and Concurrent MDPs for Autonomous UAVs
SENSORS
IF3.5

