Scalable shared-buffering ATM switch with a versatile searchable queue

doi:10.1109/49.594840

Scalable shared-buffering ATM switch with a versatile searchable queue

1997-06-01

25

PRE

AI

DOI：10.1109/49.594840

Original

Original request for help

Save

Abstract

En 中文

Shared-buffering architecture is promising to make a large-scale ATM switch with small buffer size. However, there are two important problems, namely, memory-access speed and complex-control implementation, Advanced 0.5 mu m CMOS technology now makes it possible to integrate a huge amount of memory, and enables us to apply more sophisticated architecture than ever before, In this paper, we propose the funnel-structured expandable architecture with shared multibuffering and the advanced searchable-address queueing scheme for these two problems, The funnel structure gives flexible capability to build up various sizes of ATM switches which are proportional to the number of LSI chips, The searchable-address queue, in which all the addresses of the stored cells for different output ports are queued in single-FIFO hardware and the earliest address is found by the search function provided inside the queue, can reduce the total memory capacity drastically, and enables the address queue to be contained inside the LSI chip, This technique also has a great advantage for implementing the multicast and multilevel priority-control functions, A 622 Mbit/s 32 x 8 ATM switch LSI chip set, which consists of a BX-LSI and a CX-LSI, is developed using 0.5 mu m pure CMOS technology. By using four chip sets, a 622 Mbit/s 32 x 32 switch can be installed on one board.

Keywords:

asynchronous transfer mode

buffer memories

CMOS integrated circuits

memory management

search methods

shared memory systems

switches

Scalable shared-buffering ATM switch with a versatile searchable queue

Abstract

AI Summary

Journal

Organization