.png){kind=icon}
.png){kind=icon}
Return
Simulating spin systems on IANUS, an FPGA-based computer
.png){kind=icon}
OA
AI
DOI：10.1016/j.cpc.2007.09.006.png)
.png){kind=icon}
.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
We describe the hardwired implementation of algorithms for Monte Carlo simulations of a large class of spin models. We have implemented these algorithms as VHDL codes and we have mapped them onto a dedicated processor based on a large FPGA device. The measured performance on one such processor is comparable to 0 (100) carefully programmed high-end PCs: it turns out to be even better for some selected spin models. We describe here codes that we are currently executing on the IANUS massively parallel FPGA-based system. (C) 2007 Elsevier B.V. All rights reserved.
Keywords:
spin models
Monte Carlo methods
reconfigurable computing
AI Summary
Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.
Journal
IF:
3.4
Papers:
1.2W
Citations:
3.7W
View more organizations