.png){kind=icon}
Return
SMT-Based Bounded Model Checking for Embedded ANSI-C Software
.png){kind=icon}
OA
AI
DOI：10.1109/TSE.2011.59.png)
.png){kind=icon}
Original request for help.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
Propositional bounded model checking has been applied successfully to verify embedded software, but remains limited by increasing propositional formula sizes and the loss of high-level information during the translation preventing potential optimizations to reduce the state space to be explored. These limitations can be overcome by encoding high-level information in theories richer than propositional logic and using SMT solvers for the generated verification conditions. Here, we propose the application of different background theories and SMT solvers to the verification of embedded software written in ANSI-C in order to improve scalability and precision in a completely automatic way. We have modified and extended the encodings from previous SMT-based bounded model checkers to provide more accurate support for variables of finite bit width, bit-vector operations, arrays, structures, unions, and pointers. We have integrated the CVC3, Boolector, and Z3 solvers with the CBMC front-end and evaluated them using both standard software model checking benchmarks and typical embedded software applications from telecommunications, control systems, and medical devices. The experiments show that our ESBMC model checker can analyze larger problems than existing tools and substantially reduce the verification time.
Keywords:
Software engineering
formal methods
verification
model checking
Journal
IF:
5.6
Papers:
2.9K
Citations:
1.1W
Organization
View more organizations
Cited Papers
Hepatitis B vaccine delivered by microneedle patch: Immunogenicity in mice and rhesus macaques.png)
Vaccine
OAAI
VaccineIF0
OAAIShareSaveShareSaveShareSaveShareSaveShareSaveShareSaveShareSave View more