arrow
Return

The Phoenix Processor: A 30pW platform for sensor applications

delete2008-06-01
delete126
PRE
AI
M
Mingoo Seok *
S
Scott Hanson
Y
Yu-Shiang Lin
Z
Zhiyoong Foo
D
Dae‐Yeon Kim
Y
Yoonmyung Lee
N
Nurrachman Liu
D
Dennis Sylvester
D
David Blaauw
DOI:10.1109/VLSIC.2008.4586001delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
An integrated platform for sensor applications, called the Phoenix Processor, is implemented in a carefully-selected 0.18 mu m process with an area of 915x915 mu m(2), making on-die battery integration feasible. Phoenix uses a comprehensive sleep strategy with a unique power gating approach, an event-driven CPU with compact ISA, data memory compression, a custom low leakage memory cell. and adaptive leakage management in data memory, Measurements show that Phoenix consumes 29.6pW in sleep mode and 2.8pJ/cycle in active mode.
AI Summary

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.

Journal

S
Symposium on VLSI Circuits, Digest of Technical Papers
IF:
0
Papers:
11
Citations:
0

Organization

U
university of michigan system
Scholars:
9.1W
Papers: 8.6W
Citations: 133