Threaded MPI programming model for the Epiphany RISC array processor

doi:10.1016/j.jocs.2015.04.023

Return

Threaded MPI programming model for the Epiphany RISC array processor

2015-07-01

PRE

James A. Ross

Song Park

DOI：10.1016/j.jocs.2015.04.023

Original

Original request for help

Save

Abstract

En 中文

The low-power Adapteva Epiphany RISC array processor offers high computational energy-efficiency and parallel scalability. However, extracting performance with a standard parallel programming model remains a great challenge. We present an effective programming model for the Epiphany architecture based on the Message Passing Interface (MPI) standard adapted for coprocessor offload. Using MPI exploits the similarities between the Epiphany architecture and a networked parallel distributed cluster. Furthermore, our approach enables codes written with MPI to execute on the RISC array processor with little modification. We present experimental results for matrix-matrix multiplication using MPI and highlight the importance of fast inter-core data transfers. Using MPI we demonstrate an on-chip performance of 9.1 GFLOPS with an efficiency of 15.3 GFLOPS/W. Threaded MPI exhibits the highest performance reported for the Epiphany architecture using a standard parallel programming model. (C) 2015 Elsevier B.V. All rights reserved.

Keywords:

2D RISC array

Threaded MPI

Adapteva Epiphany

Parallella

Energy efficiency

AI Summary

Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.