.png){kind=icon}
Return
Two-Dimensional Flash Memory: Materials, Interfaces, and Storage–Computing Convergence
.png){kind=icon}
OA
AI
DOI：10.1002/advs.78009.png)
.png){kind=icon}
.png){kind=icon}
Share.png){kind=icon}
Save
Abstract
En 中文
Flash memory remains the dominant nonvolatile storage technology, yet its continued scaling is increasingly constrained by the coupled requirements of fast programming, low operating energy, and long-term reliability. Recent advances in 2D materials and van der Waals heterostructures provide an opportunity not merely to miniaturize flash cells, but to reconfigure the charge-programming physics itself. In this Review, we introduce interface-controlled charge programming as a unifying framework for understanding and designing 2D flash memories. We discuss how atomically thin channels, clean van der Waals interfaces, engineered tunneling barriers, controllable trap states, and contact modulation regulate charge injection, transport, trapping, and confinement. This framework connects device-level metrics, including nanosecond-to-subnanosecond programming, low-energy operation, long retention, and high endurance, with emerging system-level functions such as multilevel storage, in-memory computing, sensing-memory-computing integration, and CMOS-compatible heterogeneous integration. We further identify critical challenges in wafer-scale synthesis, device variability, reliability benchmarking, and array-level implementation. By shifting flash memory design from bulk-field-driven tunneling to interface-programmed charge control, 2D materials may enable a new class of nonvolatile devices for storage–computing convergence beyond conventional silicon flash.
Keywords:
2D materials
flash memory
interface engineering
in-memory computing
AI Summary
Key information extracted from the uploaded paper, including a brief overview, abstract, background, key highlights, visual analysis, and future outlook.
Journal
IF:
14.1
Papers:
1.8W
Citations:
11.5W
Organization
Cited Papers
ShareSaveMulti-level flash memory device based on stacked anisotropic ReS2-boron nitride-graphene heterostructures.png)
NANOSCALE
NANOSCALEIF5.1
PREAI
ShareSaveArtificial visual‐tactile perception array for enhanced memory and neuromorphic computationsInfoMatOAAI
InfoMatIF0
OAAIShareSaveLow-Resistance 2D/2D Ohmic Contacts: A Universal Approach to High-Performance WSe2, MoS2, and MoSe2 TransistorsNANO LETTERSOAAI
NANO LETTERSIF9.1
OAAIShareSaveDisentangling perovskite surface work functions and electron extraction energy offsets to drive high photovoltaic efficiencyScience Bulletin
Science BulletinIF21.1
PREAI
ShareSaveShareSaveShareSave
View more