logo
CanyamAI summaries for academic research
language
MobileMobile
  • Phone FeatureWeChat Mini Program
EnglishEnglish
noticeNotice
BlogBlog
delete
arrow
Back
G

Ghassem Jaberipur

universidade de lisboa

17H-index
86Paper Count
1.2KCitation Count
Published Papers 23
Publication Date
logo
Design of energy-efficient and high-speed hybrid decimal adder
errJOURNAL OF SUPERCOMPUTING
IF2.7
err2025-02-11
err0
PREAI
errMashayekhi, Negin; Jaberipur, Ghassem; Reshadinezhad, Mohammad Reza; Moghimi, Shekoofeh
errShare
errSave
Balanced Modular Addition for the Moduli Set {2q,2q∓1,22q+1} via Moduli-(2q∓√-1) Adders
errIEEE TRANSACTIONS ON COMPUTERS
IF3.8
err2025-01-01
err0
PREAI
errJaberipur, Ghassem; Rahman, Elham; Lee, Jeong-A
errShare
errSave
RNPE: An MSDF and Redundant Number System-Based DNN Accelerator Engine
errIEEE ACCESS
IF3.6
err2024-01-01
err0
errOAAI
errMoghaddasi, Iraj; Jaberipur, Ghassem; Javaheri, Danial; Nam, Byeong-Gyu
errShare
errSave
Sparse Matrix-Vector Multiplication Based on Online Arithmetic
errIEEE ACCESS
IF3.6
err2024-01-01
err1
errOAAI
errCherati, Sahar Moradi; Jaberipur, Ghassem; Sousa, Leonel
errShare
errSave
A Parallel Prefix Modulo-(2q+2q-1+1) Adder via Diminished-1 Representation of Residues
errIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
IF4.9
err2023-08-01
err0
PREAI
errJaberipur, Ghassem; Badri, D.; Lee, Jeong-A
errShare
errSave
Up to 8k-bit Modular Montgomery Multiplication in Residue Number Systems With Fast 16-bit Residue Channels
errIEEE TRANSACTIONS ON COMPUTERS
IF3.8
err2021-01-01
err2
PREAI
errAhmadpour, Zabihollah; Jaberipur, Ghassem
errShare
errSave
Majority-Logic, its applications, and atomic-scale embodiments
errCOMPUTERS & ELECTRICAL ENGINEERING
IF4.9
err2020-05-01
err15
errOAAI
errParhami, Behrooz; Abedi, Dariush; Jaberipur, Ghassem
errShare
errSave
Fast division in the residue number system {2n+1,2n, 2n-1} based on shortcut mixed radix conversion
errCOMPUTERS & ELECTRICAL ENGINEERING
IF4.9
err2020-05-01
err7
PREAI
errTorabi, Zeinab; Jaberipur, Ghassem; Belghadr, Armin
errShare
errSave
Balanced (3+2 log n)ΔG Adders for Moduli Set {2n+1, 2n+2n-1-1, 2n+1-1}
errIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
IF5.2
err2020-04-01
err2
PREAI
errJaberipur, Ghassem; Nadimi, Bardia
errShare
errSave
Impact of diminished-1 encoding on residue number systems arithmetic units and converters
errCOMPUTERS & ELECTRICAL ENGINEERING
IF4.9
err2019-05-01
err4
PREAI
errJaberipur, Ghassem; Belghadr, Armin; Nejati, Saeed
errShare
errSave
Adapting Computer Arithmetic Structures to Sustainable Supercomputing in Low-Power, Majority-Logic Nanotechnologies
errieee transactions on cloud computing
IF3.9
err2018-10-01
err12
PREAI
errJaberipur, Ghassem; Parhami, Behrooz; Abedi, Dariush
errShare
errSave
FIR Filter Realization via Deferred End-Around Carry Modular Addition
errIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
IF5.2
err2018-09-01
err9
PREAI
errBelghadr, Armin; Jaberipur, Ghassem
errShare
errSave
Decimal Full Adders Specially Designed for Quantum-Dot Cellular Automata
errIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
IF4.9
err2018-01-01
err37
PREAI
errAbedi, Dariush; Jaberipur, Ghassem
errShare
errSave
(5+2 inverted right perpendicular log n inverted left perpendicular)ΔG diminished-1 modulo-(2n+1) unified adder/subtractor with full zero handling
errCOMPUTERS & ELECTRICAL ENGINEERING
IF4.9
err2017-07-01
err3
PREAI
errJaberipur, Ghassem; Belghadr, Armin
errShare
errSave
Decimal Goldschmidt: A hardware algorithm for radix-10 division
errCOMPUTERS & ELECTRICAL ENGINEERING
IF4.9
err2016-07-01
err5
PREAI
errHosseiny, Adel; Jaberipur, Ghassem
errShare
errSave
Conditional speculative mixed decimal/binary adders via binary-coded-chiliad encoding
errCOMPUTERS & ELECTRICAL ENGINEERING
IF4.9
err2016-02-01
err3
PREAI
errDorrigiv, M.; Jaberipur, G.
errShare
errSave
(4+2log n)ΔG Parallel Prefix Modulo-(2n-3) Adder via Double Representation of Residues in [0,2]
errIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
IF4.9
err2015-06-01
err6
PREAI
errJaberipur, Ghassem; Langroudi, Seyed Hamed Fatemi
errShare
errSave
Comment on High Speed Parallel Decimal Multiplication With Redundant Internal Encodings
errIEEE TRANSACTIONS ON COMPUTERS
IF3.8
err2015-01-01
err2
PREAI
errGorgin, Saeid; Jaberipur, Ghassem
errShare
errSave
Improved CMOS (4;2) compressor designs for parallel multipliers
errCOMPUTERS & ELECTRICAL ENGINEERING
IF4.9
err2012-11-01
err31
PREAI
errPishvaie, Abdoreza; Jaberipur, Ghassem; Jahanian, Ali
errShare
errSave
An improved maximally redundant signed digit adder
errCOMPUTERS & ELECTRICAL ENGINEERING
IF4.9
err2010-05-01
err10
PREAI
errJaberipur, Ghassem; Gorgin, Saeid
errShare
errSave

Research Directions

No research directions
Co-authors
Cooperation Journals
L
Leonel Sousa
H-index: 39 · Papers: 465
J
Jeong–A Lee
H-index: 25 · Papers: 233
M
Mohammad Ghodsi
H-index: 21 · Papers: 253
D
Danial Javaheri
H-index: 17 · Papers: 36
S
Saeid Gorgin
H-index: 16 · Papers: 96
View more